




Chip 35 | 100nM_asso_minus0pM




Chip 35 | 100nM_disso_minus0pM




Chip 35 | 100pM_asso_minus0pM




Chip 35 | 100pM_disso_minus0pM




Chip 35 | 10nM_asso_minus0pM




Chip 35 | 10nM_disso_minus0pM




Chip 35 | 1nM_asso_minus0pM




Chip 35 | 1nM_disso_minus0pM




Chip 37 | 100nM_asso_minus0pM




Chip 37 | 100nM_disso_minus0pM




Chip 37 | 100pM_asso_minus0pM




Chip 37 | 100pM_disso_minus0pM




Chip 37 | 10nM_asso_minus0pM




Chip 37 | 10nM_disso_minus0pM




Chip 37 | 1nM_asso_minus0pM




Chip 37 | 1nM_disso_minus0pM




Chip 39 | 100nM_asso_minus0pM




Chip 39 | 100nM_disso_minus0pM




Chip 39 | 100pM_asso_minus0pM




Chip 39 | 100pM_disso_minus0pM




Chip 39 | 10nM_asso_minus0pM




Chip 39 | 10nM_disso_minus0pM




Chip 39 | 1nM_asso_minus0pM




Chip 39 | 1nM_disso_minus0pM




Chip 40 | 100nM_asso_minus0pM




Chip 40 | 100nM_disso_minus0pM




Chip 40 | 100pM_asso_minus0pM




Chip 40 | 100pM_disso_minus0pM




Chip 40 | 10nM_asso_minus0pM




Chip 40 | 10nM_disso_minus0pM




Chip 40 | 1nM_asso_minus0pM




Chip 40 | 1nM_disso_minus0pM




Chip 41 | 100nM_asso_minus0pM




Chip 41 | 100nM_disso_minus0pM




Chip 41 | 100pM_asso_minus0pM




Chip 41 | 100pM_disso_minus0pM




Chip 41 | 10nM_asso_minus0pM




Chip 41 | 10nM_disso_minus0pM




Chip 41 | 1nM_asso_minus0pM




Chip 41 | 1nM_disso_minus0pM




Chip 46 | 100nM_asso_minus0pM




Chip 46 | 100nM_disso_minus0pM




Chip 46 | 100pM_asso_minus0pM




Chip 46 | 100pM_disso_minus0pM




Chip 46 | 10nM_asso_minus0pM




Chip 46 | 10nM_disso_minus0pM




Chip 46 | 1nM_asso_minus0pM




Chip 46 | 1nM_disso_minus0pM




Chip 53 | 100nM_asso_minus0pM




Chip 53 | 100nM_disso_minus0pM




Chip 53 | 100pM_asso_minus0pM




Chip 53 | 100pM_disso_minus0pM




Chip 53 | 10nM_asso_minus0pM




Chip 53 | 10nM_disso_minus0pM




Chip 53 | 1nM_asso_minus0pM




Chip 53 | 1nM_disso_minus0pM




Chip 55 | 100nM_asso_minus0pM




Chip 55 | 100nM_disso_minus0pM




Chip 55 | 100pM_asso_minus0pM




Chip 55 | 100pM_disso_minus0pM




Chip 55 | 10nM_asso_minus0pM



Chip 55 | 10nM_disso_minus0pM



Chip 55 | 1nM_asso_minus0pM



Chip 55 | 1nM_disso_minus0pM

